mirror of
https://github.com/paboyle/Grid.git
synced 2025-06-17 07:17:06 +01:00
43 lines
1.8 KiB
Markdown
43 lines
1.8 KiB
Markdown
---
|
|
layout: single
|
|
title : "Documentation"
|
|
author_profile: false
|
|
excerpt: "Supported SIMD architectures"
|
|
header:
|
|
overlay_color: "#5DADE2"
|
|
permalink: /docs/simd_targets/
|
|
sidebar:
|
|
nav : docs
|
|
---
|
|
{% include base_path %}
|
|
|
|
The following options can be used for `--enable-simd=` flag to target different SIMD instruction sets:
|
|
|
|
| `<code>` | Description |
|
|
| ----------- | -------------------------------------- |
|
|
| `GEN` | generic portable vector code |
|
|
| `SSE4` | SSE 4.2 (128 bit) |
|
|
| `AVX` | AVX (256 bit) |
|
|
| `AVXFMA` | AVX (256 bit) + FMA |
|
|
| `AVXFMA4` | AVX (256 bit) + FMA4 |
|
|
| `AVX2` | AVX 2 (256 bit) |
|
|
| `AVX512` | AVX 512 bit |
|
|
| `QPX` | QPX (256 bit) |
|
|
|
|
Alternatively, some CPU codenames can be directly used:
|
|
|
|
| `<code>` | Description |
|
|
| ----------- | -------------------------------------- |
|
|
| `KNL` | [Intel Xeon Phi codename Knights Landing](http://ark.intel.com/products/codename/48999/Knights-Landing) |
|
|
| `SKL` | [Intel Skylake with AVX512 support](https://ark.intel.com/products/codename/37572/Skylake) |
|
|
| `BGQ` | Blue Gene/Q |
|
|
|
|
|
|
#### Notes (Jan 2018):
|
|
- Support for the AVX512 for Intel and GCC>=6. Clang still to be tested.
|
|
- For BG/Q only [bgclang](http://trac.alcf.anl.gov/projects/llvm-bgq) is supported. We do not presently plan to support more compilers for this platform.
|
|
- BG/Q performances are currently rather poor. This is being investigated for future versions.
|
|
- The vector size for the `GEN` target can be specified with the `configure` script option `--enable-gen-simd-width`.
|
|
|
|
|
|
{% include paginator.html %} |